

1050 U.S. PTO  
10/082160  
02/26/02

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM FILING DATE CLASS SUBCLASS GALL EXAMINER  
10082160 02/26/2002 438 14 2812 THAO LE

\*\*APPLICANTS: Takahashi Youji; Iida Tsutomu; Umemoto Tsuyoshi; Kashibe Makoto;

\*\*CONTINUING DATA VERIFIED:

\*\* FOREIGN APPLICATIONS VERIFIED:

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed		<input type="checkbox"/> yes <input type="checkbox"/> no	ATTORNEY DOCKET NO
35 USC 119 conditions met		<input type="checkbox"/> yes <input type="checkbox"/> no	500.41283X00
Verified and Acknowledged Examiner's initials			
TITLE : Power supply, a semiconductor making apparatus and a semiconductor wafer fabricating method using the same			

U.S. DEPT. OF COMM./PAT. & TM-PTO-436 (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs. Drwg.
TERMINAL DISCLAIMER		Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:  DISK (CRF)  CD-ROM  
(Attached in pocket on right inside flap)